

FIG. 1  
CONVENTIONAL ART






FIG. 2 CONVENTIONAL ART


| Video Mode | Pin Name | Defn  |
|------------|----------|---|
|            | 1        | Pin Name<br>Dck (XGA 65MHz) {Falling Edge Data Latch} |
|            | 2        | Video Data  |
|            | 3        | Data Latch  |
|            | 4        | Toggle at Dclk Rising                                 |
|            | 5        | Odd Data Latch  |
|            | 6        | FOUR TIMES Toggle<br>SIGNAL INVERSION                 |
|            | 7        | Even Data Latch                                       |
|            | 8        | FOUR TIMES Toggle<br>SIGNAL INVERSION                 |
|            | 9        | Even Data Latch                                       |
|            | 10       | FOUR TIMES Toggle<br>SIGNAL INVERSION                 |
|            | 11       | Even Data {D-IC INPUT Video Signal}                   |
|            | 12       | Odd Data {D-IC INPUT Video Signal}                    |
|            | 13       | Odd Enable  |
|            | 14       | SSP   |
|            | 15       | FOUR TIMES Toggle<br>SIGNAL INVERSION                 |
|            | 16       | Even Data {D-IC INPUT Video Signal}                   |
|            | 17       | Odd Data {D-IC INPUT Video Signal}                    |
|            | 18       | Data Enable   |
|            | 19       | SSP   |



**FIG.3**  
CONVENTIONAL ART



**FIG.4**  
CONVENTIONAL ART



# FIG.5




FIG. 6







FIG. 7



# FIG.8



## FIG.9A



## FIG.9B




FIG.10A

VGA SETUP TIME




FIG.10B

VGA HOLD TIME




FIG.11A

XGA & VGA SETUP TIME




FIG.11B

XGA & VGA HOLD TIME

